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Abstract
We present TProf, an energy profiling tool for OpenMP-like task-parallel programs. To compute the energy con-
sumed by each task in a parallel application, TProf dynamically traces the parallel execution and uses a novel technique
to estimate the per-task energy consumption. To achieve this estimation, TProf apportions the total processor energy
among cores and overcomes the limitation of current works which would otherwise make parallel accounting impossible
to achieve. We demonstrate the value of TProf by characterizing a set of task parallel programs, where we find that
data locality, memory access patterns and task working sets are responsible for significant variance in energy consump-
tion between seemingly homogeneous tasks. In addition, we identify opportunities for fine-grain energy optimization by
applying per-task Dynamic Voltage and Frequency Scaling (DVFS).
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1. Introduction
Energy consumption is a very important characteristic
of all computing systems. At the small scale, embedded
and mobile systems must perform well under limited en-
ergy resources. At the large scale, energy consumption is
one of the most important economic vectors for datacen-
ters and supercomputing. Last but not least, the physical
characteristics of modern processors are reaching the lim-
its of thermal dissipation, posing additional requirements
to how hot a chip can run without failing.
For these reasons, there is an increasing interest in pro-
filing the energy consumption of both hardware architec-
tures and software applications. For instance, energy pro-
filers tend to become a standard part of the development
cycle for applications [28, 16, 11] as they identify energy
hotspots and their equivalent causes. However, existing
state of the art profilers are not suitable for parallel ap-
plications, where unique events such as synchronization,
communication and interference are responsible for the
majority of the energy efficiency degredation. Further-
more, existing profilers either measure the total power for
the whole system or they rely on oversimplified models.
This provides little information and can occasionally mis-
lead the programmer in finding the best way to optimize
the code for energy efficiency.
At the same time, modern multicore and manycore
processors include an increasing number of cores, complex
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memory hierarchies and support for on-chip communica-
tion. Under these circumstances, profiling and accounting
of parallel applications is impossible when coarsely mea-
suring the total energy consumption of the processor, due
to the variety of components that run at the same time,
consuming energy at different, unknown rates [35]. Thus,
per-core energy accounting is essential for accurate char-
acterization of parallel programs. The latter is currently
an open problem, due to the lack of hardware sensors that
measure per-core energy consumption. Furthermore, it is
not straightforward to apportion the aggregate energy con-
sumption of the shared hardware resources (e.g., the last
level cache) to cores and software entities (e.g., threads)
that are executed on top of them.
On the other hand, the availability of the aforemen-
tioned systems has made parallel programming the norm,
even for the average programmer. The difficulty in writ-
ing multithreaded parallel programs has lead to the devel-
opment of higher-level abstractions for parallel program-
ming, such as task-parallel languages [6, 21, 13, 3], domain-
specific parallel languages, pattern libraries that hide low-
level threads from the programmer [33] and task-parallel
programming models [7, 31, 2, 42, 42]. Compared to the
traditional thread programming, task-parallel programs
are easier to write, more portable, and scale better, be-
cause the parallelism is not hard-wired into the program,
but created at runtime, as needed.
Task parallel languages are also better suited for en-
ergy profiling of parallel applications. Tasks to the pro-
grammer are fine-grain, self-contained computations; the
system abstracts away the scheduling, synchronization and
interactions between parallel parts of the program. This
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way, tasks offer a very convenient abstraction for the pro-
grammer to view and understand the energy consumption
of the computation due to parallelism, communication and
synchronization. Thus, task-based energy profiling gives a
better understanding of the application energy efficiency,
and also a better way to project and predict the program’s
energy efficiency on different processors.
1.1. Contributions
The main contribution of this work is the design and
the implementation of TProf, an energy profiler for task-
parallel programs. TProf can be used to analyze the
energy-performance aspect of individual dynamic or static
OpenMP-like tasks, correlate unique parallel features such
as wait times, work stealing and interference effects with
the energy consumption and compare the energy efficiency
of different parallel implementations on various architec-
tures. In addition, TProf is able to predict the best Dy-
namic Voltage and Frequency Scaling (DVFS) operating
point of the processor which is valuable in energy opti-
mization, as it minimizes either the energy or the Energy
Delay Product (EDP) of the system. Lastly, TProf in-
curs low overheads and produces fine-grain profiling in-
formation that is easy to visualize on the program source
code, and help the programmer understand and optimize
the energy efficiency of the application.
Overall, we make the following contributions:
1. We design and implement TProf, an energy profiler
for the BDDT runtime, which implements OpenMP
tasks [42].
2. We propose three methods for per-core energy ac-
counting, which is essential for accurate per-task en-
ergy estimation: (i) prediction using a linear model,
(ii) apportioning of actual energy based on core uti-
lization, and (iii) combining the two, to apportion
actual energy measured using a realistic model.
3. We show the value of TProf by characterizing a set
of benchmarks and produce per-task fine grained en-
ergy profiles for these applications. The energy pro-
files give useful insights on application behavior: we
discovered that task granularity, data locality, and
data sharing among tasks affect energy consumption
even when they do not affect task performance.
4. We use TProf to explore the effect of various pro-
cessor DVFS configurations on our benchmarks. We
discover that applications with bad locality and lim-
ited parallelism can run with 50% less energy, with-
out sacrificing performance. Overall, we observe that
applications contain tasks whose energy, performance,
or both, vary for different DVFS configurations. We
believe this observation enables task schedulers to
optimize for energy efficiency in future architectures
with per-core DVFS.
The rest of the paper is organized as follows. Section 2
presents the design and implementation of TProf. Sec-
tion 3 illustrates the per-core energy accounting methodol-
ogy. Section 4 presents the evaluation of TProf by char-
acterizing a set of task-parallel applications, and discusses
the energy profiles produced. Section 5 discusses related
work and Section 6 concludes our work.
2. The TProf energy profiler
TProf is an energy profiler for OpenMP-like task-
parallel applications. To estimate the per-task energy con-
sumption TProf measures the total energy consumption
of the processor and apportions it into tasks. TProf is a
two-phase profiler. The first phase gathers run-time energy
and performance information on each task instantiation
and completion to create a trace. The second phase ana-
lyzes the trace to create and visualize the per-task energy
consumption. This section is dedicated to the description
of the above characteristics.
2.1. Trace Generation
To profile an application, TProf creates a trace of
the application execution, containing precise information
about every task instance. To create the trace, TProf
extends the task instantiation and completion mechanisms
to log a sample of the values of energy and performance
counters. The traces are stored in a separate in-memory
linked list per-core, to avoid thread communication and
minimize the synchronization overhead. Additionally, the
nodes of this list are cache aligned to avoid false shar-
ing. Each sample consists of (i) a timestamp, (ii) the
instruction count since the last sample, (iii) the number
of elapsed cycles, (iv) the number of the last level cache
(LLC) misses and (v) the energy consumed by all cores
and their caches. To obtain the required information for
the samples TProf uses the High Precision Event Timer
(HPET) for the timestamp, the Performance Application
Programming Interface (PAPI) [14] for the performance
counters and the Running Average Power Limit (RAPL)
interface [1] Machine State Registers (MSRs) for the en-
ergy measurements.
Figure 1 presents an example of TProf’s trace gen-
eration on a 4-core system. The program consists of ten
tasks, marked task1 to task10, scheduled on 4 cores. Core
0 executes tasks 1, 8 and 9, core 1 executes tasks 2, 5 and
10, core 2 executes tasks 3 and 6, and core 3 executes tasks
4 and 7. After every task and before the next, the run-
time library performs the completion of the previous task
and the instantiation of the next task, respectively, as de-
picted by the gray intervals. Each core records a sample at
task completion and instantiation. The Figure omits the
instantiation samples for readability, showing only comple-
tion samples named S1 to S6. Note that each core records
the samples independently and the total order of all the
samples is achieved using the global timer readings.
We also evaluateTProf’s overhead using a microbench-
mark which instantiates and executes 2.5 million task in-
stances, resulting in a trace of 5 million samples. The
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Figure 1: Example execution on a 4-core processor. Each task maintains a private struct.
total overhead per sample ranges from 1.9µsec to 4.3µsec
for CPU frequencies of 3.6Ghz and 1.6Ghz respectively.
We take one sample at the instantiation of each task and
another at its completion, resulting in two samples per
task instance. Since the task execution time for TProf
to report correct results cannot be less than 1ms, TProf’s
overhead is no higher than 0.86% of the minimum afford-
able task execution time.
2.2. Trace Analysis
After sampling, TProf performs an oﬄine analysis
on the generated traces to infer the per-core and per-task
energy breakdowns and obtains the energy profile of the
application. First, TProf combines the per-core traces
into a global trace of samples using the global timestamps.
Since all samples use the global timer, this is straightfor-
ward. TProf then infers the missing values of per-core
performance counters by linear interpolation. Note that
each sample is taken by a single core and although the
values of the clock and energy register are shared among
all cores, the values of the performance counters are local
to each core. For each and every one of the missing cores,
TProf takes the previous and the next available sample
and interpolates between the previous and next available
values of the missing counters to infer the missing values.
Based on both the interpolated and measured values of
the performance counters, TProf computes the amount
of total energy consumed by each core for each quantum of
time between every two samples. Finally TProf adds the
computed energy quanta to calculate the total energy con-
sumption per task instance and groups the task instances
of each task to find its energy consumption.
2.3. Challenges
TProf’s main challenge was to achieve per-task en-
ergy accounting, as the tasks utilize shared resources such
as the LLC, interconnects and the DRAM on a multicore
system. Thus, we had to apportion the energy consump-
tion of these components and map the physical cores to
tasks, as there is no other available technique that allows
per-core energy accounting. For example, the RAPL en-
ergy subsystem, which is the state of the art in fine-grained
energy accounting, reports only the total processor en-
ergy consumption. The second challenge of TProf was to
achieve DVFS-independent power instrumentation. This
characteristic incurs challenges, as there is no available in-
frastructure to monitor the DVFS changes and TProf
is essentially a userspace application. In Section 3, we
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Figure 2: Energy monitoring of the Intel Sandy Bridge processor. The three separate registers log: (i) the four Cores and the L3 cache,
(ii) the on-chip graphics, and (iii) the whole processor die. A non-resistive current sensor measures the power consumption of the memory
modules. A dedicated conversion board converts the analog signal into digital values and transfers them back to the main system.
present our approach that tries to cope with the above
challenges. The third challenge was to achieve energy and
performance instrumentation without inter-task synchro-
nization and communication. To achieve this feature, we
keep dedicated (local) per-task structures and use global
hardware information (such as global timers and energy
sensors).
2.4. Energy Measurement Methodology
TProf uses Intel’s RAPL interface [34] as a primary
source for energy measurements. The Sandy Bridge and
Ivy Bridge microarchitectures implement on-chip energy
counters using a precomputed model instead of analog
power meters. Specifically, the power control unit (PCU)
collects on the fly a set of architectural events from all
the logical cores, the graphics processor and the I/O and
combines them using a weighted model to compute energy
consumption. The PCU also collects thermal information
from on-chip thermal sensors to fit the processor activity
on the operating temperature. The total, processor energy
reported includes the leakage information of the die, which
is hard-coded on the chip in advance.
The die of a desktop Sandy Bridge processor uses two
separate power planes, as shown in Figure 2. Power Plane
0 (PP0) supplies the processor cores, the ring interconnect
and the LLC. Power Plane 1 (PP1) supplies the graphics
processor, that can use a different voltage and frequency.
The processor exposes one MSR for each of the power
planes and one for the whole processor package. The pack-
age energy register includes the System Agent (SA), the
Memory Controller (MC), and the rest of the processor
logic energy consumption. These registers are updated al-
most every millisecond (957 µs). This refresh rate places
a limit on the task granularity of the profiled application,
requiring tasks to run for more than 1ms. This granularity
is equal to existing state of the art energy instrumentation
schemes such as PowerPack [15].
Server Sandy Bridge and Ivy Bridge processors expose
a MSR for DRAM energy consumption instead of PP1.
This MSR is absent in the majority of the available pro-
cessors, thus TProf uses a direct physical instrumenta-
tion scheme for measuring the power consumption of the
DRAM. Our scheme, shown in Figure 2, consists of a Hall-
Effect analog current sensor that intercepts the 5.0 Volt
power supply line of the power supply unit. A dedicated
board performs analog to digital conversion to the sensor
signal and transfers them back to the system via a serial
interface. The effective sampling rate of the board is up to
40Khz which is also responsible for implementing a small
running average with a window of 10 samples resulting in
an available sampling rate of 1Khz. We present further
information about our harware instrumentation scheme
in [24].
3. Per-Core Energy Accounting
Previous work in modeling the power consumption of
computer systems has mainly focused in coarse-grained
whole system or processor-wide chip estimation [4, 19, 25].
However, those approaches cannot predict the energy con-
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sumption of each core due to the hardware resource sharing
and the dynamic behavior of those cores.
In this section we describe three methods for achieving
per-core energy breakdown and accounting of our target
processor. The first uses a static linear model that de-
scribes the power consumption of the processor. The sec-
ond enhances the precision of the static model approach
by apportioning the RAPL energy counter. We also show
that this approach is independent of the operating voltage
and frequency of our processor. As a third approach, we
propose a processor independent method for calculating
the per-core energy consumption. All our methods can be
generalized in a wide range of profiling applications that
require energy breakdown of individual cores that share
energy estimation resources and are available to use with
TProf.
3.1. Static Linear Power Model
Prior work dedicated to modeling and forecasting the
energy and the power consumption of various processors [22,
12, 18] suggested that a Processor’s activity has linear re-
lation with its power consumption and can effectively be
modeled by a linear model. The number of parameters
varies among different models. The larger the parame-
ter count, the more accurate the model is. Despite that,
processors often cannot provide an unlimited number of
parameters (common case is four). Respecting this limi-
tation, we build a linear model of three parameters.
Processor power consumption exhibits a linear relation-
ship to activity rates of individual processor components,
such as the instruction fetch logic, ALUs, branch predic-
tors and cache memories [4, 40, 18]. These activity rates
are available to the power modeler via counters included
in hardware performance monitoring (HPM) units. While
several linear power models with input from hardware per-
formance counters have been proposed in the literature,
these models tend to either use many counters, making
online power modeling intrusive, or rely on counters which
are not available across processor architectures.
Equation 1 illustrates our power model for Intel’s Sandy
Bridge and Ivy Bridge processors. It includes IPC, Level
2 cache and LLC accesses (both in GB/s) among with the
parameter weights and the processor leakage and back-
ground power. We do not include DRAM acceses in our
model since the power consumption of the memory is di-
rectly measured and accounted to each core depending on
its equivalent traffic. In Table 1 we include a detailed
description of every symbol in our model among with its
corresponding value.
P =
n∑
i=1
(IPCi×a+L2i×b+LLCi×c+C1)+C2(1)
To obtain the model parameters we run a large variety
of application kernels and perform linear regression. We
use both micro-benchmarks that stress each component of
Symbol Value Description
IPCi float Instructions Per Cycle for core i
L2i float L2 cache accesses caused by core i
in GB/s
LLCi float LLC accesses caused by core i in
GB/s
a 1.10 Coefficient of IPC parameter
b 0.08 Coefficient of L2 parameter
c 0.19 Coefficinet of LLC parameter
C1 8.00 Core Static and background
Power
C2 5.20 Processor Static and background
Power
Table 1: Power model parameters and coefficients.
the model, as well as real kernels that stress all compo-
nents. To maximize the training quality, our kernels range
from CPU intensive to memory intensive.
We evaluate the accuracy of our model and verify whether
it is sufficient for multicore prediction by running a series
of computational kernels. Those kernels are a represen-
tative sample of the Polybench [32] benchmark suite in-
cluding linear algebra, stencil and data mining computa-
tional kernels. During the evaluation procedure, we cross-
compare the estimated power and the power reported by
RAPL. To assess whether the model is suitable for mul-
ticore power prediction, we compare two versions of our
model, one constructed with input from serial execution
(n = 1) and one constructed with input from parallel
(quad-core) execution (n = 4). For the quad-core ver-
sion, we run each computation kernel as an independent
Linux process. No communication or synchronization is
performed by the workloads during execution. Finally,
in order to avoid unpredicted system interference, we run
each kernel 10 times and average the reported power.
Table 2 shows the error rates of fifteen computational
kernels. For the single-core version of our model, we ob-
serve a maximum error of 11.6% while for the quad-core
version we record a maximum error as high as 14.6%. The
results indicate that our model is able to predict the power
consumption of compute and cache intensive kernels accu-
rately. However, our model is unable to produce accept-
able results for the memory intensive kernels and more
specifically for those where the data access pattern is not
continuous in memory (e.g. jacobi). Furthermore, we ob-
serve that the error on the quad-core version is larger on
average. We regard the small number of model parame-
ters as the primary source of this error factor. Specifically
on the Sandy Bridge and Ivy Bridge microarchitectures,
inclusion of DRAM CAS, RAS and pre-charge commands
in the model would improve significantly its accuracy.
3.2. RAPL Per-Core Apportioning
We have established that our power model is sensitive
to parallelism, yielding lower precision with more active
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Kernel Single Core Quad Core
Error % Error %
gemm 3.18 10.80
jacobi1d 2.49 12.65
jacobi2d 1.97 6.71
fdtd-2d 2.80 10.31
seidel-2d 6.03 0.38
2mm 8.44 4.15
3mm 11.6 4.16
adi 3.14 7.92
correlation 2.11 14.42
covariance 3.66 14.62
symm 8.67 3.46
gemver 6.67 3.52
mvt 6.07 3.31
syrk 1.47 4.20
trmm 1.80 6.28
Mean 4.67 7.12
Table 2: Power model error rates.
cores. To improve the accuracy of multicore power estima-
tion, we apportion the RAPL energy counter. To estimate
the portion of each core’s power (and therefore energy con-
sumption) we partition execution time in quanta of length
T and adopt the following procedure:
1. Collect performance counters per time quantum T
and core Ci (Perfi).
2. Collect processor-wide energy consumption from RAPL
per time quantum T (Rapli ).
3. Fit the performance counter values (Perfi) in the
model and estimate the power consumption per core
Ci (Poweri).
4. Based on the ratio of all the available estimated
power values (Poweri), calculate the percentage
of Rapli that each core Ci is accountable for during
quantum T .
To prove that our approach can accurately predict the
per-core power consumption, we perform a series of ex-
periments. In those experiments we run a variety single-
threaded kernels from Table 2 in parallel. We collect the
RAPL values and we use our model to estimate the power
consumption. In addition, we use our methodology to cal-
culate the estimated portions of the power that each core is
responsible for. Then, we run each kernel in isolation and
record the actual power consumption that RAPL reports.
Finally, we compare the real RAPL values with the pre-
dicted model values and the estimated RAPL portions for
each core. To ensure that the single-core workloads result
into the same performance and power consumption when
executed as part of a parallel workload, we schedule the
parallel runs so the included programs avoid contention for
shared resources.
In Table 3, we present the obtained results for the val-
idation procedure of the RAPL apportioning. We group
every parallel run in a single row. In column Real we re-
port the real single-core power consumption of each kernel
that we compare against the static model and the RAPL
apportioning (noted as Model and Slice respectively). Ad-
ditionally, we present the equivalent error rates of both
techniques.
Kernel Real
Slice
%
Slice Model
Err.
Slice
%
Err.
Model
%
atax 9.44 47.2 8.69 9.55 +7.8 +1.1
2mm 8.95 52.7 9.74 10.66 +7.8 +19.0
atax 9.44 44.0 9.50 9.61 +0.6 +1.8
jacobi1d 12.20 56.0 12.09 11.89 -0.9 -2.5
atax 9.31 51.9 9.22 9.59 +0.96 +3.0
adi 8.29 48.1 8.54 8.89 +3.01 +7.23
bicg 9.09 45.7 8.56 9.03 -5.8 +0.6
2mm 9.15 54.2 10.15 10.71 +10.9 +17.0
corr 9.65 49.9 9.83 8.47 +1.8 -12.2
cov 9.59 50.1 9.86 8.49 +3.3 - 11.4
Table 3: Validation results for the RAPL apportioning.
We justify energy fluctuations between two different
runs of the same kernel as a result of the variable operating
temperature of the processor, OS scheduling as well as
caching effects. The equivalent model fluctuations are a
result of the small performance variation across different
runs and the variable LLC cache interference with their
parallel workloads.
3.3. DVFS-independent Apportioning
Different DVFS states heavily affect the power con-
sumption of our processor as the power consumption is
a function of operating voltage and frequency. Although
DVFS-aware power modeling and prediction is possible
[40, 43], fast transitions can effectively destroy our effort
for fine grained energy accounting. The primary reason
is that our task runtime should be aware of each DVFS
state change during the complete execution of the work-
load. This approach is problematic since the system can
alter its state asynchronously of TProf via the hardware
power control unit, the O/S or an user-space control gov-
ernor.
We conduct another experiment to show that this ap-
portioning approach is independent of the processor’s DVFS
state. In this experiment, we use our model which we
train at the 3.3Ghz DVFS state, in order to perform par-
allel energy accounting of our processor when it operates
at 1.6Ghz. Table 4 presents the values obtained by the
experiment. The acceptable error rate is a result of the
constant energy cost ratio between our model parameters
during every possible DVFS state. For example, if the en-
ergy ratio between the pipeline activity and the LLC cache
activity is 1 : 2 when the processor operates at 3.0Ghz, the
ratio will remain the same during a potential scale down
at 1.6Ghz.
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Kernel Real Slice % Slice Err. Slice %
atax 3.12 48.1 3.17 +1.6
2mm 3.24 51.9 3.42 +5.5
atax 3.12 45.7 3.63 +16.1
jacobi1d 4.54 54.2 4.30 -5.3
Table 4: DVFS independent energy apportioning error.
3.4. Processor Independent Accounting
An alternative method to perform per-core energy ap-
portioning is to use a single metric instead of a pre-calibrated
static model. Reducing the effective metric to one, can be
useful in cases where the processor’s architecture is un-
known, a model cannot be trained, or the available perfor-
mance counters count is restrictive. To conform with such
cases, we use the processor’s pipeline activity as our sin-
gle metric. We try two different pipeline activity metrics
and present the relation between them and power con-
sumption. Specifically, we conduct experiments with the
Instructions Per Cycle (IPC) and the Front-End Stalled
Cycles (FESC). IPC is traditionally used in the literature
as a good predictor of the energy consumption [22, 12, 18].
FESC on the other hand, is the number of stalled cycles
over the total clock cycles, where the pipeline’s front-end
could be stalled due to a data hazard (e.g., Read After
Write (RAW)), a structural hazard (lack of resources) or a
control hazard (e.g., branch). In the following experiments
we compute the metric’s ratio for each core and divide the
total energy among cores proportionally to this ratio. We
show that both IPC and FESC are linearly correlated with
total core power consumption.
Figure 3 presents the relation between power consump-
tion reported for PP0 and the IPC. To sufficiently cover
the IPC range, we designed custom workloads, tuned to
achieve different levels of IPC (0.4–2.8), using varying lev-
els of cache and memory activity. The relatively good lin-
ear fit of the data supports our decision to use IPC ratios
to infer per-core energy consumption.
Figure 4 presents the results, namely the power con-
sumption in PP0 for different FESC ratios, produced using
the same custom workloads as above. We observe that the
FESC metric has a better linear fit than IPC and can reli-
ably be used in cases where our model cannot be trained.
4. Application Characterization and Analysis
In this section we characterize six task-parallel TProf
programs using TProf. As a baseline task runtime we
use BDDT (Block-Level Dynamic Dependence Analysis
for Task-Based Parallelism) which provides the mecha-
nisms for task issuing, instantiation and completio [42].
BDDT uses an OMP-like task syntax and it was preferred
over other alternatives such as openMP or ompSS due to
the authors’ familiarity with it. Such alternatives are also
compatible with TProf. Furthemore, we present our test
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Figure 3: Measured PP0 power for various IPC values.
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Figure 4: Measured PP0 power for various FESC values.
system among with a detailed description about the bench-
marks such as number of static tasks and input size.
During our characterization we discuss various observa-
tions about the energy distribution of each static task and
how it correlates with various performance factors such as
locality, access pattern and task footprint. We conclude
that those factors result into higher energy consumption
as they result into a massive amount of lower level cache
misses. Additionally, we present the energy and perfor-
mance impact of Dynamic Voltage and Frequency Scaling
(DVFS) on each task. DVFS is a technique that lowers
the voltage and the frequency of the processor at runtime
to achieve lower workload energy consumption. Usually,
DVFS introduces a trade-off between energy and execution
time, as lowering the frequency results into lower perfor-
mance. Using TProf, we find that the performance of
some tasks is independent of the operating DVFS state,
due to locality and access pattern issues.
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4.1. Setup and Measurement Methodology
All experiments were conducted on a computer node
with 4GB memory and an Intel Core i5-2500. The Intel
Core i5-2500 processor features a three-level cache hierar-
chy. The level 1 data cache as well as the instruction cache
is of 32KB size per core. The level 2 cache is of 256KB size
per core and the LLC is of 6MB for the whole package. All
executables were compiled using GCC 4.6.3 and the -O3
flag on. Our experiments measure the performance of the
parallel section of the code, excluding any initialization
and I/O at the start and end of each benchmark.
4.2. Task Parallel Benchmarks
Table 5 gives a summary of the benchmarks. The first
column shows the name of the benchmark. The second col-
umn shows the size of the largest benchmark’s task foot-
print. The task footprint is calculated by its arguments
only, meaning that its actual memory footprint can be
larger. The third column shows the number of the task
invocations in the code and the fourth column shows the
number of the actually instantiated tasks at runtime. Be-
cause TProf samples every task creation and completion,
the number of task instances reflects the number of sam-
ples taken by TProf, while the number of tasks shows
the workload’s polymorphism.
Benchmark
Task
Tasks
Task
footprint instances
BlackScholes 1.2 MB 1 363
Ferret N/A1 1 1000
Cholesky 2.4 MB 4 5984
Jacobi 32.8 MB 1 800
FFT 0.6 MB 6 1363
Multisort 12.3 MB 2 256
Table 5: Benchmark Summary.
Black-Scholes. is a parallel implementation of a mathe-
matical model for price variations in financial markets with
derivative investment instruments, taken from the PAR-
SEC [5] benchmark suite. It decomposes and processes
the data in rows. All Black-Scholes tests use an input
data file of 16 million elements with task work size equal
to 44000 elements.
Ferret. is a content-based similarity search engine toolkit
for feature rich data types (video, audio, images, 3D shapes,
etc). We used an image similarity search engine configura-
tion from the PARSEC benchmark suite. We extract par-
allelism by issuing multiple queries to the search engine.
A query consists of an image, thus the number of images
1The Ferret implementation in BDDT runs one task instance per
image. Each task instance loads independently the data it needs thus
we don’t know the actual task footprint
determines the amount of parallelism. We use 1,000 im-
ages to issue queries to a database which contains 59,695
images.
Cholesky. is a factorization kernel used to solve normal
equations in linear least squares problems taken from the
benchmarks distributed with SMPSs [37] benchmarks. It
consists of four parallel phases that perform tiled opera-
tions, corresponding to a task per tile per phase. We used
a 10240×10240 double precision input matrix in tiles of
320×320 elements.
Jacobi. also taken from SMPSs benchmarks, is a parallel
implementation of the Jacobian method for solving sys-
tems of linear equations. It uses a 2-dimensional array
with tiled layout. This Jacobi implementation is part of
the SMPSs distribution. Each parallel task in Jacobi pro-
cesses a tile of the array with a kernel implementing a 5-
point stencil computation. We test Jacobi on a 5120×5120
input matrix and a tile size of 1024×1024 elements.
FFT. is an implementation of a 2-dimensional Fast Fourier
Transform algorithm, taken from the SMPSs benchmarks.
It consists of five parallel loops that alternate in transpos-
ing the input array and performing 1-dimensional FFT on
each row. Each task created in the FFT calculation loop
operates on an entire row of the array, while transposi-
tion phases break the array into tiles and create a task to
transpose a group of tiles. In FFT tests, the input matrix
contains 5656×5656 elements, the block size is 200×200
elements, and the transpose tile size is 200×200 elements.
Multisort. is a parallel implementation of Mergesort. Mul-
tisort is an alternative implementation of the Cilksort test
from Cilk [6]. It has two phases: during the first phase, it
divides the data into chunks and sorts each chunk. During
the second phase, it merges those chunks. We use Mul-
tisort on 256MB of input data with the tasks operating
on about 4MB for the sort task and about 12MB for the
merge task.
4.3. Application Characterization and Analysis
We present the task-based application characterization
with a single scatter plot for each benchmark (Figures 5
- 10 ). On the x-axis lies the execution time of each
task instance while on the y-axis lies its equivalent energy
consumption. Additionally, each static task stands with a
different marker. To investigate whether any imbalances
between task running on different cores, we include a se-
parete plot for each of our four cores. Our scatter plots
merge the following four energy-performance dimensions:
a) the estimated energy per task over the application ex-
ecution time
b) the task execution time over the application execution
time
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c) the energy cumulative distribution of all tasks
d) the execution time cumulative distribution of all tasks
Although TProf produces various performance met-
rics such as complete application timeseries that show inter-
task effects such as delays from dependencies and worker
starvation among with cache hierarchy misses we do not
present them for readability reasons. Also, despite care-
fully configured, some tasks’ execution time happens to
be less than the processor’s energy counters update inter-
val as described in section 2, resulting in near-zero energy
consumption measurements. Lastly, because our memory
has very low dynamic power (in the range of 2 Watts), we
measure only the processor’s energy consumption, exclud-
ing the energy from the memory.
In Figure 5 we present the energy-performance char-
acterization of Jacobi. Jacobi has only one task that we
note with a single dot. For this single task, we observe a
mean processor energy consumption of 67.3 mJoules. The
variation that we observe in energy consumption as well as
the execution time is a result of its large task footprint and
the tiled access pattern used by the kernel. With a task
footprint of almost 33MB, Jacobi tasks create a lot of last
level cache misses. More cache misses mean more halted
CPU cycles while consuming energy to fetch the data from
the RAM. While there are 4 tasks running simultaneously
and the application is memory intensive the energy con-
sumption depends highly on caching and prefetching. At
the same time the tiled access pattern reduces efficiency of
the prefetcher. All that considered it is expected to have
large variation in the power consumption among the task
instances. Another interesting point of these sub-figures
fact is the task’s energy consumption on core 3. Note that
on cores 0, 1 and 2 tasks are being executed from the very
beginning of time, while core 3 is executing the runtime.
When core 3 also starts executing tasks the memory traf-
fic is increased resulting in more LLC misses and larger
delays.
Figure 6 provide the equivalent results for the Fast
Fourier Transformation (FFT). Our implementation of FFT
has six different tasks. Each of these tasks appear with a
different marking. Two tasks are the two FFT rounds
while the other four are transpose phases. The transpose
phases, due to their simplicity have very short execution
time, resulting in near-zero energy consumption measure-
ments. This is also the reason why the mean energy and
execution values are so low for those four tasks. On the
contrary the two FFT rounds dominate almost 100% of
the total benchmark energy, that equals to 850 mJoules.
both FFT rounds have steady execution time and only the
first and the last task instances of both vary from the rest
regarding the energy consumption. We believe that this is
caused by cache prefetching activity due to a higher miss
rate caused by the continuous execution of many different
tasks per core in the initial transpose phases. Regarding
the reduced energy consumption for some FFT round task
instances, we correlate it to the fact that the last FFT
phases operate on zero valued elements due to the array
dimensions not being a multiple of the block size.
Figure 7 we present the obtained results for the Multi-
sort benchmark. The Sort task of Multisort, noted with a
dot, dissipates on average 173.4 mJoules of processor en-
ergy while the Merge task, presented as a star, features
an average energy consumption of 51.3 Jmoules. This be-
havior is a result of the Sort task performing noticeably
more work than the Merge task. Both Merge and Sort
tasks have noticeably energy variation among its different
instances. This variation is caused by the different data
locality of the arguments and the data exchanging during
the final merge step but also due to the large task footprint
- 12MB - which is well higher than our LLC cache. The
latter is the reason why both tasks have high variation in
execution and energy but also high dispersion.
In Figures 8 we present the energy-performance char-
acterization of Ferret. Ferret has only one task that we
note with a single dot. This task has a mean processor
energy consumption of 300 mJoules per instance. We also
calculate the standard deviation to range from 140 - 180
mJoules depending on the core. As we previously noted,
Ferret performs a high number of I/O operations to load
the images. Reading and writing from/to the filesystem
along with the random-like access pattern, that generate
cache misses and potentially disc accesses, are the cause of
the observed variation. Thus, the execution time ranges
from a few to 60 milliseconds. Furthermore, for the region
with lower execution time, the energy is linearly correlated.
On the contrary, for higher execution time its equivalent
energy has high deviation from the linear trend. Ferret
shows how factors like data locality and I/O can affect
energy consumption. To improve ferret’s energy efficiency
and behavior one could increase the I/O operation size,
perform image prefetching and redesign the process to re-
duce context switches.
In Figure 9 we explore the energy-performance behav-
ior of Cholesky. Out of the four total tasks, the three
most energy demanding tasks are grouped into two distinct
zones. Their execution time is stable but their equivalent
energy consumption has notable variation. The most de-
manding task (trsm), noted with x-mark, dissipates from
85 to 120 mJoules of energy. The gemm (noted with a
star) and syrk tasks (noted with a dot) follow the same
behavior - although with lower per-task energy consump-
tion. We account this energy variation to the memory and
inter-cache hardware prefetcher which generates specula-
tive traffic but does not alter the task execution time. We
consider the latter side-effect as the primary reason behind
the lack of linear correlation between the execution time
and the energy consumption.
In Figure 10 we present the energy-performance char-
acterization of Black-Scholes. Black-Scholes has only one
task that we note with a single dot. This task has a
mean processor energy consumption of 58.5 mJoules per
instance and the standard deviation is about 2.5 mJoules.
The task instances are separated into two discrete groups
9
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Figure 5: Jacobi task-level energy consumption over execution time.
2 4 6
x 104
0
200
400
600
800
1000
Time [microsec]
En
er
gy
 [m
Jo
ule
]
Tasks on core 0
 
 
2 4 6
x 104
0
200
400
600
800
1000
Time [microsec]
En
er
gy
 [m
Jo
ule
]
Tasks on core 1
 
 
2 4 6
x 104
0
200
400
600
800
1000
Time [microsec]
En
er
gy
 [m
Jo
ule
]
Tasks on core 2
 
 
2 4 6
x 104
0
200
400
600
800
1000
Time [microsec]
En
er
gy
 [m
Jo
ule
]
Tasks on core 3
 
 
Figure 6: FFT task-level energy consumption over execution time.
when it comes to the energy consumption. One group con-
sumes about 62 mJoules while the other consumes about
52 mJoules, 16% less. We believe that this variation in the
energy consumption is the result of two main code paths
in the task. To confirm this assumption we examined the
source code and found that there are several if statements,
in the task’s scope, resulting to different call graphs. The
energy consumption appears to be stable among all the
task instances following the same code path. Note that
the task footprint is 1.2MB. With such small task foot-
prints and the normal access pattern of Black-Scholes,
LLC misses are kept to the minimum. As a result the re-
ported numbers for both energy consumption groups are
stable.
In Table 6 we provide the mean energy and the (lin-
ear) dependence of each static task. We use dependence as
metric of linear correlation between the energy consump-
tion and the execution time, to quantify the possibility of
optimization in cases where the execution time variation
is high. To generate it, we use a standard correlation algo-
rithm that outputs a value from 0 (low) to 1. During our
characterization, we find that memory intensive tasks and
tasks with bad locality tend to have high diversity that
is under 0.8. For example jacobi, merge and sort tasks
have strong time variance but their energy trend is not
linear. In such cases there is a strong evidence of locality
issues and potential optimization. On the contrary, pro-
cessor intensive tasks tend to have very low diversity that
approaches 1.0 (e.g ferret). The tasks of Cholesky and
Blackscholes produce misleading linear dependece values
due to the the minimal variance in their execution time.
This observation implies increased parallel activity which
is accounted to the hardware prefetcher.
Energy and Linear Dependence
Benchmark Task Energy (J) Corr
Jacobi jacobi 67.3 0.483
FFT
fft1 849.8 0.904
fft2 837.9 0.409
transp blk 3.6 -0.084
transp swp 6.0 -0.014
tw transp blk 15.1 0.291
tw transp swp 29.0 -0.022
Multisort
merge 173.4 0.579
sort 51.3 0.794
Ferret ferret 262.8 0.983
Blackscholes blackscholes 58.5 0.062
Cholesky
gemm 59.8 0.091
syrk 69.4 -0.081
potrf 102.7 0.053
trsm 1.3 NaN
Table 6: Benchmark Average Energy and Linear Dependence
(marked as Corr).
4.4. Dynamic Voltage And Frequency Scaling
Dynamic Voltage And Frequency Scaling (DVFS) is a
processor feature that allows lowering the operating fre-
quency and voltage in order to save energy. The DVFS
implementation in the Sandy Bridge architecture is known
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Figure 7: Multisort task-level energy consumption over execution
time.
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Figure 8: Ferret task-level energy consumption over execution time.
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Figure 9: Cholesky task-level energy consumption over execution
time.
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Figure 10: Blackscholes task-level energy consumption over execution
time.
under the name P-States. P-States do not allow voltage
(V) and frequency (F) to be set individually. Instead,
hardware-predefined pairs of V and F exist. Additionally,
P-States cannot be applied in a per-core basis, they can
only be applied on the whole package. Despite that, per-
core frequency tuning is possible with voltage constraints.
The DVFS transition, from one P-State to an other, costs
about 10 µsec.
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Previous work show the energy gains, the performance
degradation and the power impact of the DVFS during var-
ious workloads. Spiliopoulos et al. [39] propose The Green
Governor, an adaptive Linux governor that uncovers pos-
sibilities in processes to find the optimal energy operating
point. On the other hand, Isci et al. on [17], splits the
workload into phases that share performance characteris-
tics and decide on the fly which DVFS state to apply.
During our characterization in Section 4 we concluded
that task-based applications perform natural categoriza-
tion on their work. For example Multisort has two dis-
tinct parts, i) divide and sort individual sub-arrays and ii)
merge the sorted arrays into a global sorted array. Those
two tasks have different execution characteristics such as
their execution intensity, their data access pattern and
their data exchange rate. In a sense, tasks are natural
phases of an application. As we show in our characteriza-
tion, even the memory intensive task instances have uni-
form behavior as they follow a pretty well defined pattern
and they are in general predictable. Furthermore, tasks
are more fine grained than processes and threads, allow-
ing greater control and logical breakdown.
In this sub-section, we use TProf to characterize the
behavior of each individual task of our benchmarks, while
we alter the P-State of our processor. During every run, we
keep the same P-State in the whole benchmark execution
and we record the energy consumption of our processor.
As we note before, we exclude the memory modules due to
their low energy variation. The P-States that we explore
are all the 19 available frequencies of the processor (1.6 -
3.61 GHz). Their equivalent processor voltages are fixed
and can be determined by datasheet inspection. Figure 11
presents the obtained results. We present one sub-figure
for each benchmark. In each of those figures we feature
the energy (dashed line) and the performance (continu-
ous line) of each task across the whole P-State range. We
note multiple tasks with small identification numbers. On
each P-State, we calculate the equivalent energy and exe-
cution time of each task by taking the mean values of their
task instances. To maximize our precision, we conduct the
same experiment ten times. Before the exploration of the
obtained results, the reader might want to read again the
cache hierarchy characteristics of our processor and the
task footprints of our benchmarks.
The first sub-figure presents the DVFS response of FFT.
Dashed lines 1 and 2 among with continuous lines 7 and 8
represent the energy and the performance of the two sim-
ilar and dominant FFT tasks respectively. As we decrease
the P-State frequency for those taks, from maximum to
minimum, we observe a 16% increase in execution time
while the energy consumption is reduced by 34% percent.
The second sub-figure presents the DVFS response of
Jacobi. The energy consumption as we lower the P-State
decreases by up to 63%. Even more interesting is the fact
that the execution time remains at the same levels regard-
less the processor P-State frequency. We can explain this
behavior in three architectural ways. The first is a mem-
ory access pattern that creates a high amount of off-chip
memory accesses. The second is an access pattern that
stresses the last level cache which has also a great access
time compared to the L2 or the L1 cache. The third is the
task footprint which is 32.8 MB per task, a size that far ex-
ceeds the capacity of the L1, L2 and the L3 (shared) cache.
All those three scenarios create a high number of pipeline
stalled cycles. This is the reason why the decreased core
frequency has no impact on execution time, as the maxi-
mum benchmark execution rate cannot exceed the slower
memory bandwidth.
The third sub-figure presents the DVFS response of
Ferret. The behavior of this benchmark features 45% de-
crease of the task energy consumption along with 63% in-
crease of execution time.
Sub-figure four presents the DVFS behavior of Cholesky.
Cholesky’s behavior is similar to FFT’s. The three non
zero energy consuming tasks yield 30%, 29% and 27% less
energy consumption and 104%, 101% and 97% more ex-
ecution time respectively comparing the highest with the
lowest frequency.
Sub-figure five presents one of the most interesting bench-
marks, Multisort. Multisort has 2 tasks (Sort and Merge).
Sort, noted with numbers 1 and 3 (energy consumption
and execution time) is computation intensive. Sort’s en-
ergy consumption decreases by 43%, while its execution
time increases by 89% comparing the highest with the low-
est frequency. On the other hand, the Merge task is mem-
ory intensive with a footprint of 12.3MB. This results in a
behavior similar to Jacobi’s, where there is no increase in
execution time when the P-state frequency lowers. In this
case, we observe 60% reduction in the energy consump-
tion with only 18% increase in the execution time. This
benchmark is one of the main indications that per-core
DVFS is necessary. Heterogeneous task behaviors found
in workloads such as Multisort will benefit even more by
a hypothetical system such as the one described in [20].
This can become a motivation for a per-core DVFS task
scheduler that will co-operate with TProf task profiler
to intelligently choose the right DVFS state for each task
according to each characteristics.
In the last sub-figure, we present the DVFS response of
Black-Scholes. This benchmark is also purely compute in-
tensive with very small task footprint. For Black-Scholes
the energy consumption decreases by 32% and the exe-
cution time increases by 112% when lowering the P-state
frequency from maximum to minimum.
We examine several cases and conclude that:
i For compute intensive tasks (or tasks with a good lo-
cality and small task footprint that fits the caches), as
we decrease the processor P-State frequency, we have
an evident trade-off to decide for. The energy require-
ments will drop but the execution time will increase
with a rate greater than the rate of the energy con-
sumption reduction.
ii For memory intensive tasks where the core frequency
12
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Figure 11: DVFS response of energy (dashed) and execution time (continuous) for six task-based benchmarks that we profile with TProf.
suffers a mismatch with the memory speed, lowering
the frequency has no significant impact on the task
performance and the performance loss is lower than
the energy gains.
iii The fact that an application can become more energy
efficient if run on a lower P-State frequency does not
necessarily result in more energy efficient system. Tak-
ing in account the whole system (memory and I/O
where no energy reduction techniques are available),
there are cases where the increase in the execution
time leads to greater system energy consumption due
to leakage. Thus, the operating frequency should be
carefully chosen.
5. Related Work
PowerPack [15] is a suite of hardware and software tools
for component-level power instrumentation of HPC clus-
ters. PowerPack uses external power sensors and post-
mortem off-line analysis of traces to derive a breakdown of
power consumption between hardware components. TProf,
similarly to PowerPack, uses multiple sensors, to derive
component-level breakdowns of energy between processors
and memory. However, TProf performs energy account-
ing using a combination of on-chip energy sensors and
power models. Combined, these techniques achieve lower
measurement overhead and finer granularity in energy ac-
counting than the external sensors and voltage meters used
by PowerPack. Fine-grain instrumentation is of essence for
emerging parallel applications that expose a large num-
ber of short-lived parallel tasks to utilize systems with
many cores. Furthermore, TProf’s energy instrumenta-
tion methodology avoids intrusive hardware modifications.
PowerPack, similarly to TProf attributes energy to
software events. However, while PowerPack requires the
user to identify the events via manual instrumentation,
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TProf performs automatic instrumentation with com-
piler and runtime support. Energy accounting in TProf
is thus integrated with the parallel programming language
to minimize overhead and allow for dynamic optimiza-
tion. Prior work by Springer et al. [41] has used a similar
transparent library instrumentation approach for measur-
ing energy between MPI call sites. TProf provides a more
comprehensive approach, suitable for energy accounting on
multi-core processors running task parallel applications.
The regression-based power modeling approach used in
TProf to account energy between concurrently executing
tasks follows a long line of earlier work that derives power
models using input from hardware performance counters [4,
8, 9, 10, 23, 36]. Prior work establishes power models
composed of linear or piecewise polynomial functions of
sampled hardware event rates, using events that corre-
late strongly with power consumption. Such models derive
power predictions within 5% or less of the actual power of
multi-core processors with high design complexity [9].
Prior work on energy accounting between software com-
ponents uses models to distribute the energy budgets be-
tween coarse-grain system-level abstractions, such as vir-
tual machines [27], kernel threads [26], or whole programs [38].
TProf follows the paradigm of EProf [29], which accounts
energy at the finer granularity of system calls and application-
level library calls [30]. TProf differs from EProf in that
it accounts energy between parallel tasks exposed by the
programming language and in that it considers the con-
current execution of tasks on the same processor during
the accounting process. EProf differs from TProf in the
power modeling methodology as well. EProf uses a finite-
state machine (FSM) abstraction of the power states for
each software component identified by a call site, while
TProf attributes directly hardware energy measurements
between software tasks using sensors and performance coun-
ters. TProf thus strives for lower overhead and more
accuracy in energy instrumentation.
6. Conclusions
This paper presentsTProf, an energy profiler for OpenMP-
like task-parallel programs. TProf can accurately com-
pute and visualize detailed breakdowns of the energy con-
sumed by each task and can help the programmer under-
stand where the energy is spent inside his parallel ap-
plication. TProf uses either hardware instrumentation
or a processor model to create per-core energy profiles of
a parallel application. The profile process is distributed
as TProf polls the required information localy for each
task thus avoiding synchronization and data sharing. Fur-
thermore TProf is able to uncover the energy impact
of unique task-parallel characteristics such as partitioned
data locality, synchronization and resource interference,
that otherwise would be impossible to discover with con-
ventional tools.
In the future, we plan to develop more realistic mod-
els that fit better the energy measurements, and produce
more precise traces. We plan to create a friendly user in-
terface showing per-task profiling information to the pro-
grammer, making TProf a useful part of the development
cycle. Moreover TProf support for runtime monitoring
of consumed energy at a low overhead enables energy con-
straints to be programmed in the runtime. We plan to
take advantage of the energy information to extend the
BDDT scheduler, and optimize execution depending on
energy consumption. Finally, the availability of energy
information at runtime enables the extension of the pro-
gramming language with constraints that will enable the
programmer to customize the application, guide the run-
time system by declaring energy constraints, or optimize
for various energy requirements.
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